I'm Interested

Job Details

Technical Lead (Verification)

Job Description:
• Minimum 3 years of experience in System Verilog HVL.
• Minimum 3 year of experience in OVM/UVM/VMM/Test Harness.
• Hands on experience of developing assertion, checkers, coverage and scenario creation.
• Must have executed at-least 2 SoC Verification projects
• Experience in developing test and coverage plan, Verification environment and validation plan.
• Hands on experience on one industry standard protocols like Ethernet, PCIe, MIPI, USB or similar is required.
• Review and Audit participation.
• At-least 2 years of experience in handling team of 5 to 10 engineers.
• Define/derive Scope, Estimation, Schedule and Deliverables of proposed work.

IN-KA-Bangalore, India (eInfochips)

Time Type:
Full time

Job Category:
Engineering Services
We're connecting diverse talent to big career moves. Meeting people who boost your career is hard - yet networking is key to growth and economic empowerment. We’re here to support you - within your current workplace or somewhere new. Upskill, join daily virtual events, apply to roles (it’s free!).
Are you hiring? Join our platform for diversifiying your team
Technical Lead (Verification)
I'm Interested